Electronics engineer engaged in Ethernet network equipment development using FPGA/ASIC and related technologies.
Member for 5 years, 7 months
0 profile views
Last seen Jan 6 '15 at 15:11
- Stack Overflow 13.2k 13.2k 22 gold badges1919 silver badges4040 bronze badges
- Chess 340 340 44 silver badges1111 bronze badges
- Super User 308 308 11 gold badge22 silver badges1212 bronze badges
- Electrical Engineering 218 218 11 silver badge66 bronze badges
- Meta Stack Exchange 170 170 11 silver badge77 bronze badges
- View network profile →
Top network posts
- 28 How to convert 8 bits to 16 bits in VHDL?
- 27 Difference between mod and rem operators in VHDL?
- 23 What is sufficient mating material?
- 18 VHDL - How should I create a clock in a testbench?
- 17 Compile Date and Time in FPGA
- 15 How to get total running time of a hard disk
- 12 What are some of the checkmates with very few moves?
- View more network posts →