Electrical Engineering
toolic's user avatar
toolic's user avatar
toolic's user avatar
toolic
  • Member for 8 years, 7 months
  • Last seen this week
Profile Activity
Stats
6,965
reputation
1k
reached
3
answers
4
questions
Communities
View all
About

Testbench 101

Perl Basic debugging checklist

Badges
View all badges
1
gold badge
10
silver badges
14
bronze badges
Top tags
View all tags
11
Score
4
Posts
57
Posts %
3
Score
1
Posts
14
Posts %
1
Score
1
Posts
14
Posts %
1
Score
1
Posts
14
Posts %
0
Score
3
Posts
43
Posts %
0
Score
2
Posts
29
Posts %
Top posts
All Questions Answers
Score Newest
question
7
Add syntax highlighting for the matlab tag
Sep 21, 2022
answer
7
Can I ask about societal topics related to EE?
Oct 22, 2021
question
6
Would a Moderator delete the misspelled [verliog] tag?
Nov 26, 2021
question
4
Add syntax highlighting for the system-verilog tag
Sep 15, 2021
question
3
Should the [vlsi] tag be added to the list of synonyms for the [integrated-circuit] tag?
Dec 21, 2022
answer
3
Edits just for style?
Oct 25, 2022
answer
1
Flag as not an "Answer" when "Question" does not contain a question
May 27
Top network posts
View all network posts
65
How can I tell if a Perl module is core or part of the standard install?
59
How can I output a die() message without the location information?
54
When to reject job offer when I have another offer in hand?
49
What do curly braces mean in Verilog?
43
What is the difference between == and === in Verilog?

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.